

sheet (8)

Computer Architecture

Sheet (8)

5.1 Give a block diagram similar to the one in Figure 5.10 for a $8M \times 32$ memory using $512K \times 8$ memory chips.

5.4 Consider a main memory constructed with SDRAM chips that have timing requirements depicted in Figure 5.9, except that the burst length is 8. Assume that 32 bits of data are transferred in parallel. If a 133-MHz clock is used, how much time does it take to transfer:

- 32 bytes of data
- 64 bytes of data

What is the latency in each case?

5.5 Criticize the following statement: "Using a faster processor chip results in a corresponding increase in performance of a computer even if the main memory speed remains the same."

5.9 A block-set-associative cache consists of a total of 64 blocks divided into 4-block sets. The main memory contains 4096 blocks, each consisting of 128 words.

- How many bits are there in a main memory address?
- How many bits are there in each of the TAG, SET, and WORD fields?

5.10 A computer system has a main memory consisting of 1M 16-bit words. It also has a 4K-word cache organized in the block-set-associative manner, with 4 blocks per set and 64 words per block.

- Calculate the number of bits in each of the TAG, SET, and WORD fields of the main memory address format.
- Assume that the cache is initially empty. Suppose that the processor fetches 4352 words from locations 0, 1, 2, ..., 4351, in that order. It then repeats this fetch sequence nine more times. If the cache is 10 times faster than the main memory, estimate the improvement factor resulting from the use of the cache. Assume that the LRU algorithm is used for block replacement.

5.15 How might the value of k in the interleaved memory system of Figure 5.25b influence block size in the design of a cache memory to be used with the system?

5.16 In many computers the cache block size is in the range of 32 to 128 bytes. What would be the main advantages and disadvantages of making the size of cache blocks larger or smaller?

5.17 Consider the effectiveness of interleaving with respect to the size of cache blocks. Using calculations similar to those in Section 5.6.2, estimate the performance improvement for block sizes of 16, 8, and 4 words. Assume that all words loaded into the cache are accessed by the processor at least once.

٤٦١ السؤال ١٦٤
في الورق -

Sheet #9 (Memory)


5.1

$$\text{Small memory} : 512 \text{K} \times 8 = 2^9 \times 2^3 \times 8 = 2^{12} \times 8$$


$$\text{Large memory} : 8 \text{M} \times 32 = 2^3 \times 2^{23} \times 32 = 2^{26} \times 32$$

$$\text{Number of needed chips} = \frac{2^{26} \times 32}{2^{12} \times 8} = \frac{4 \times 2^2}{2^4} = 16 \times 4 \text{ chips}$$

| Small memory | Large memory |
|---------------------------|--------------------|
| $2^{12} \times 8$ | $2^{26} \times 32$ |
| Common address lines = 12 | Address lines = 26 |
| Data lines = 8 | Data lines = 32 |



Chip select (address inputs to Decoder) =
 $26 - 12 = 4$
 so we need decoder 4×16




5.4

synchro $\xrightarrow{\text{by}}$ clock

Burst read of length

8



Burst read of length 8

8 word \rightarrow 8 word \rightarrow 8 word
32 bit \rightarrow 4 word \rightarrow 4 word

$$\text{④ total Read data (Bandwidth)} = \frac{8 \text{ words}}{\text{BW}} \times 32 \text{ bit/word}$$

$$= 8 \times 4 \text{ bytes}$$

$$= 32 \text{ bytes}$$

④ When we need to transfer 32 byte

latency time = 5 clock cycles $\times T_i$

$$T_i = \frac{1}{f} = \frac{1}{133 \text{ MHz}} = \frac{1}{133 \times 10^6} =$$

$$\text{④ latency time} = 5 \times \frac{1}{133 \times 10^6} = 20 \mu\text{sec}$$

$$\text{④ total time need to transfer 32 byte} = 13 \times T_i = 13 \times \frac{1}{133 \times 10^6} = 98 \text{ ns}$$

⑥ To transfer 64 bytes


$$\text{Latency time} = 2 * \text{latency time} \text{ (32 bytes)}$$

$$= 2 * 38 \text{ nsec}$$

$$\begin{aligned} \text{total time}_{64 \text{ byte}} &= 2 * \text{total time}_{32 \text{ byte}} \\ &= 2 * 98 \text{ nsec} = 196 \text{ nsec} \end{aligned}$$


5.5

A faster processor chip will result in increasing performance, but the amount of increase will not be directly proportional to increase in processor speed, because Cache miss penalty will remain the same if the main memory speed is not improved.




إذا نظرنا إلى الاتجاهات المترتبة
فهي تبين أن الاتجاهات المترتبة
هي التي تزيد من كفاءة الذاكرة
وتحسن الأداء. ولكن إذا
نلقي بالنظر إلى الاتجاهات المترتبة
فهي تزيد من كفاءة الذاكرة
وتحسن الأداء. ولكن إذا
نلقي بالنظر إلى الاتجاهات المترتبة
(main memory) فـ Cache miss
(Cache miss)


5.9



Main Memory address



(5.10)



5.10 (c)

MM

1 Mi \rightarrow 16 bit word

[4 blocks] \leftarrow 1 set

64 word \leftarrow 1 block

of block to MM

$$= \frac{1M}{64} = \frac{2^{20}}{2^6} = 2^{14}$$


of

1

Tag

Block

word



in cache

of block in cache

$$2^5$$

\rightarrow 1 block $\rightarrow 6/4$ word $= 2^6$

$B_{MM} / 4$

$$\rightarrow \frac{2^{14}}{2^5} = 2^9$$

2

Tag

word

6

in cache

3

Tag

Set

word

6

11

Set

$B_{MM} / 4 = 2^5$

Cache

4K word

Cache

$2^5 = 64$ word \leftarrow 1 block

4K word \leftarrow ? block

of blocks in cache $= \frac{4K}{64}$

$$= \frac{2^{12}}{2^6} = \frac{2^6}{2^6} = 2^6 = 64K$$

\hookrightarrow block

of sets $= \frac{2^6}{4} = \frac{2^6}{2^2} = 2^4$

4 blocks \leftarrow 1 set

2^6 block \rightarrow ?

2^5

2^5

2^5

2^5

2^5

2^5

2^5

2^5

2^5

2^5

2^5

2^5

2^5

2^5

2^5

2^5

2^5

(B)

$$\text{Improvement factor} = \frac{\text{Time without Cache}}{\text{Time with Cache}} = \frac{\text{passes}}{\frac{10 * 68 * 100}{(1 * 68 * 11C) + 9} \left(\frac{20 * 11C + 48 * 11C}{20 * 11C + 48 * 11C} \right)}$$

for each Block

Cache 32MM

Cache 2




Cache 1

Cache 0

words 0, 1, 2, ..., 4351


Block copy & cache

occupy blocks 0 -- 10 67 in MM (68 block)



5.15

The block size (number of words in a block) of the cache should be at least as large as 2^k , in order to take full advantages of multiple module memory when transferring a block between the cache and the main memory



مودules يأخذونه بلوك ينبع (words) توزيع
words من بلوك بلوك يأخذ مودules (البلوك)
(Block) بلوك words ينبع فرقة من بلوك
بلوك بلوك words ينبع فرقة من بلوك
بلوك بلوك words ينبع فرقة من بلوك

5.16

Large size cache block advantages:

④ fewer misses if most of the data in the block are actually used.

Disadvantages

Wasteful if much of the data are not used before the cache block is ejected from the cache.

■ Small size block cache :-

— More misses

لذا فإن حجم الذاكرة (Cache) في Block size يحدد ذلك


Time without Cache = $41.04 \times 25 \times T_c$

5.17

5.17

= $101 T_c$

cycle time



effectiveness = $\frac{\text{Time without Cache}}{\text{time with Cache}} = 4.04$

total time without Int = $1 + 8 + (7 \times 4) + 1 =$

8-word Block:-

$$M = 1 + 8 + 4 + 4 = 17 \text{ cycles}$$


to bring $\frac{1}{2}$ ^{11.04} words

$$M = 2 \times 17 = 34 \text{ cycles}$$


effectiveness = $\frac{\text{Time without cache}}{\text{Time with cache}} = 3.3$

$\frac{1}{2}$ words:-

total time with = $1 + 8 + 4 + 4 + 4 + 4 + 4 + 4 + 4 + 4$



Multiples of DBR \times 4 clock cycles = Cache time \rightarrow at the same time
 if first word (Cache) will be taken \rightarrow 4 clock cycles



DBR \times 4 clock (4 words) \rightarrow 4 clock cycles

initial 4 clock cycles

8 words \times 4 clock cycles

next 4 word \leftarrow (cache) 31 DBR (s)

Total time needed = 1 + 8 + 4